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Abstract—	 Motivated by the demands of the integrated power 
system in the modern wearable electronics, this paper presents a 
new method of inductor-less switched-capacitor (SC) based DC-
DC converter designed to produce two simultaneous boost and 
buck outputs by using a 4-phases logic switch mode regulation. 
While the existing SC converters missing their reconfigurability 
during needed spontaneous multi-outputs at the load ends, this 
work overcomes this limitation by being able to reconfigure higher 
gain mode at dual outputs. From an input voltage of 2.5 V, the 
proposed converter achieves step-up and step-down voltage 
conversions of 3.74 V and 1.233 V for Normal mode, and 4.872 V 
and 2.48 V for High mode, with the ripple variation of 20-60 mV. 
The proposed converter has been designed in a standard 0.35 µm 
CMOS technology and with conversion efficiencies up to 97-98% 
is in agreement with state-of-the-art SC converter designs. It 
produces the maximum load currents of 0.18 mA and 0.36 mA for 
Normal and High modes respectively. Due to the flexible gain 
accessibility and fast response time with only two clock cycles 
required for steady state outputs, this converter can be applicable 
for multi-function wearable devices, comprised of various 
integrated electronic modules.  
Keywords— Wearable electronics, Switched Capacitor, DC-DC 
converter, Simultaneous outputs, Single-Input Dual-Outputs.  
I.     INTRODUCTION 
 There is a growth of applications in wearable technology to 
enhance the quality of life through incorporated into healthcare, 
education, security and many more [1-3]. While wearable 
designs growing fast, yet battery life is the major discomfort 
point in wearables right now. The power and battery 
management are becoming one of the crucial functions in 
wearable and portable systems, as it considerably extends the 
battery life of a wearable design by employing energy efficient 
and boost circuit blocks. Increasing different loads in the 
miniaturised wearable devices, require different operating 
voltages and load currents which powered by battery through 
DC-DC converters.	Reliable and efficient DC-DC conversion 
provides steady regulated DC output voltage from unregulated 
battery source to attain longer system run-time at smaller size 
wearable designs. Thereby miniaturised integrated power 
system supply required regulated voltages at the sufficient 
current at high efficiency and improve system’s power 
conversion efficiency with advanced circuit topologies. 
This paper will introduce switched-capacitor (SC) approach for 
an integrated on-chip power system which can be used for 
wearable electronics and systems. This is mainly due to 
eliminating the needs of bulky inductors and can fabricate on 
silicon surface for various applications [4] with high conversion 
efficiency. The Fig. 1 illustrates the high-level concept of the 
proposed power device. Power management operates in power 
stage network and is controlled by digital modules. Depending 
on the load conditions, mode selector will choose the 
appropriate gain modes. The primary source of input is taken 
from the use of an integrated battery or a remote powering. This 
input voltage will process DC-DC conversions in the power 
stage by using a novel 4-phases rotation scheme. Hence non-
overlapping 4-phases clock generator is integrated. The 
proposed technique in this paper will introduce SC approach 
single-input simultaneous dual-outputs with each output lines 
comprised of two different gain modes (Normal, High), 
enhance the 3-phases rotation topology reconfigurable SC 
converter with the single-input single-output (SISO) [5]. In 
generating of two spontaneous outputs from single input by 
traditional SC converters, which can configure one gain at a 
time [6], will require two independent converters or use of a 
capacitor bank [7]. By integrating only four capacitors and 
novel switch mode regulation, this converter enables both 
boosting and bucking conversions simultaneously without 
doubling the operation mechanisms. 
II.      METHODOLOGY AND SYSTEM DESCRIPTION 
  Using a switch mode regulation, the proposed converter is 
designed to configure into two different gain modes, each with 
two different simultaneous regulated stable dual outputs 
 
Fig. 1. Overall system of wearable power system 
(VBoost_out, VBuck_out). Power stage network is divided into two 
conceptual internal networks (Net0, Net1) as shown in Fig. 2, 
and boost operation will perform in Net0 whilst buck output 
produces at Net1. Therefore, in every clock cycles, there will be 
two active corresponding internal outputs at (Out1-Out4). These 
internal outputs will then connect to High and Low loads 
through continuous to discontinuous switches.  
A. Normal and High modes Operations 
  The Fig. 2(a) explains the construction of 3/2 gain Normal 
mode configuration at Net0 and 1/2 gain at Net1. The capacitors 
Cb and Cc are charged in series to Vin/2 as all the capacitors have 
equal capacitances. Considering a continuous sequence of a 4-
phases rotation, previously charged Ca is now discharged to 
Net0 boost output in a series with Vin. Therefore, Net0 load is 
discharged at: V"##$%_'#() = V+, + V./ = 01234                             (1) 
While in Net1, a capacitor Cj, which was initially charged to 
Vin/2 from Net0 in the previous clock cycle, is now discharged 
to buck output of Net1: V"567_'#() = V.8 = 1234                                     (2) 
 The proposed converter can reconfigure into relatively even 
higher gain ratios for both boost and buck outputs than Normal 
mode. This will improve power stage SC converter design 
flexibility for single-input dual-outputs (SIDO). As suggested 
by the Fig. 2(b), the following derivation is achieved for High 
mode operation: V"##$%_9+:; = V+, + V.6 = 2	V+,            (3)  
 The voltage of equal or less than source voltage can be 
achieved by controlling the switching frequency of capacitor 
discharge at buck conversion: V"567_9+:; ≤ V+,                                      (4) 
B. Output Voltages and Power Looses 
The first order differential equation of charging and discharging 
part of RC circuit in Laplace and convert it back to time domain 
in Inverse Laplace, a final voltage Vc (t) is the sum of the initial 
charging voltage Vc (0) and the input voltage Vin.  The total 
switching time (t) with RC time characteristic in Eq. (5).	 V6 t = V6 0 eB CDE + V+,(1 − eB CDE)                  (5) 
 According to the circuit configuration of Normal and High 
modes, the coefficient of voltage values for each charged pump 
capacitors tends to charge-discharge to and actual voltages of 
capacitors (Vmax, Vmin) in Fig. 3 varies and defined in Table I.	 
TABLE I. Variable values for Fig. 3. 
Normal mode High mode 
α=1/2, β=1,	𝛿=1/2, 	𝜁=1, 𝜃=0 α=1, β=1,	𝛿=1, 	𝜁=1, 𝜃=0 
 
 For a Normal mode, in charging phase, a final voltage V6 t  is 
equal to V6)/M and initial voltage V6 0  will be V6)+,. Since it 
is charged towards ½V+,, produces the Eq. (6).  Likewise, a final 
voltage for a discharge phase is V6)+, , the initial voltage is V6)/M and Vin from Eq. (5) can be replaced with V# − V+, to get 
Eq. (7). V6)/M = V6)+,eBCNON + P4 V+, 1 − eBCNON                  (6) V6)+, = V6)/MeBCQOQ + [(V#) 1 − eBCQOQ ]              (7) 
The output current is denoted as Io. The total amount of 
charge for steady state charging and discharging voltage-time 
for Normal mode ∆Q'#()/V	is WX4	YZ and solve together with Eq. 
(6) and (7) give: V"##$%_'#() = 	 04 V+, − 	 W#_"##$%	4	YZ.[ 	( PPB\]CQOQ + PPB\]CNON − 1)        (8) V"567_'#() = 	 P4 V+, − 	 W#_"567	4	YZ.[ 	( PPB\]CQOQ + PPB\]CNON − 1)        (9) 
  Correspondingly ∆Q9+:; is WX0	YZ for High mode and solve in 
Eq. (6) and (7) produce: V"##$%_9+:; = 	2V+, −	 Io	_boost3	fsCp 	( 11−e−tdTd + 11−e−tcTc − 1)          (10) V"567_9+:; = 	V+, −	 Io_buck	3	fsCp 	( 11−e−tdTd + 11−e−tcTc − 1)            (11) 
  The conduction power loss can deviate from the V#5% and V+, 
relation of (8-11) are described as P6#,l56%_'#() = 		 Wm_nmmZC,npNqr 	4	YZ.[ 	( PPB\]CQOQ + PPB\]CNON − 1)          (12) P6#,l56%_9+:; = 		 Wm_nmmZC,npNqr 	0	YZ.[ 	( PPB\]CQOQ + PPB\]CNON − 1)          (13) 
whereas (td and tc) are the total switching time of charging and 
discharging. Moreover, RC time constant (Td and Tc) are 
dominated by on-resistance along the path of charging-
discharging Ron, and flying capacitor Cp, as it is larger than the 
Fig. 2. Proposed Methodology of (a) Normal and (b) High modes with 
arrows indicating charging(green) and discharging(red) directions 
 
Fig. 3. Charging discharging characteristic graph of flying capacitors in 
two internal networks (a) Net0 and (b) Net1. 
	
capacitance of individual switches. Furthermore, charge-
discharge mechanisms of a gate-source parasitic capacitance of 
MOSFET transistors (Cgs), the frequency of switching (fs) and 
the gate-source voltages (Vgs) of individual switches along the 
path dominate the switching power losses [8] and for this 
proposed methodology- P$s_'#()("##$%,"567) = f$ Ctu+Vtu+4+ ≅ f$Cwx W+L+Vtu+4+   (14) P$s_9+:;("##$%,"567) = f$ Ctu+Vtu+4+ ≅ f$Cwx W+L+Vtu+4+   (15) 
where (Wi, Li) are width and length of individual transistors 
along the path of operations and (Cox) is the gate-oxide 
capacitor of the transistor. 
C. Efficiency 
  The efficiencies of Normal and High modes are calculated 
individually for boost and buck outputs. This is done by taking 
the percentage of simulated output power divided by the sum of 
simulated output power and the total power losses. The 
simulated voltages and currents from the boost and buck 
outputs produce (P'#()nmmZC, P'#()npNq)  for a Normal mode, 
and (P9+:;nmmZC, P9+:;npNq)	for a High mode. The total power 
losses are the sum of Eq. (12) and (14) for a Normal mode and, 
(13) and (15) for a High mode. The efficiencies of the boost and 
buck outputs are (ƞ'#()nmmZC, ƞ'#()npNq) for a Normal mode, 
and ( ƞ9+:;nmmZC , ƞ9+:;npNq ) for High mode are calculated 
through the generalised Eq. (16) and (17) respectively:  ƞ'#()nmmZC,npNq = |}m~nmmZC,npNq	×	P%|}m~nmmZC,npNq|Nm3QpNC_3m~|Z_}m~   (16)  ƞ9+:;nmmZC,npNq = |2nmmZC,npNq	×	P%|2nmmZC,npNq|Nm3QpNC_2|Z_2      (17)  
III.      DESIGN AND IMPLEMENTATION 
   The work is implemented in a standard 0.35 µm CMOS 
technology. The operating frequency of 1.1 MHz is used to 
ensure that 1 nF charge pump capacitors are fully 
charged/discharged over MOSFET switches. The series of four 
D-flip flops are constructed to produce 90-degree phase shift 
for four different phases at every rising edge of input clock 
signal and is further enhanced by passing it through ring 
oscillators. Thereby, the power stage’s transistor switches 
benefit non-overlapping 0.1 ns dead time intervals between 
clock phase changes.  
  The selection of the mode or a pair of gains changes when load 
demands higher voltages at the output. The supply voltages to 
loads are monitored by the analog to digital converter and gain 
selection is done by a digital router module programmed with 
Verilog-A. In which, all the transistor addresses for four 
different phases logics are registered and automatically 
reconfigure the power stage network in accordance with 
proposed methodology when the selection of Normal or High 
mode is changed.  
  The configuration of four integrated 1 nF capacitors in power 
stage is controlled through 20 switches (4 Transmission Gate, 4 
nMOS, 12 pMOS). However, only 7 switches for Normal mode 
and 8 switches in total for High mode are used in every clock 
phases. The power switches protocols are carefully designed to 
make sure that all internal outputs of power stage (Out1-Out4) are 
regulated at all 4-phases for both gain modes. This is due to 
multiple ways to route for the same logic and each offers the 
different resistance path along the switches. The different 
resistances across the path leads to small variations in ∆V at 
outputs. Through simulations, the obtained design ensures the 
optimum route with minimum on-resistance and maintains the 
symmetric Ron values for all 4-phases are accessible for 
consistency of outputs level. This can be further improved by 
introducing adaptive pulsing unit in between gain selector and 
power stage network since fast switching energy delivery for 
low and high loads can vary, and hence is noted as a future plan.	  
There can be multiple ways to route and the optimal one has 
been selected to offer the same output level of the same gain at 
all 4-phases. Due to the different resistances Ron across the path, 
there can be slightly different in ∆V at outputs. Therefore, it is 
important to minimise the ripple variations through the tests.  
IV.      RESULTS AND DISCUSSION 
   The proposed converter is simulated in a Cadence software. 
The results in Fig. 4 are tested with 2.5 V input voltage and 
different loads vary from 20-50 kΩ. It demonstrated that the 
conversion efficiencies can perform up to 97-98%. At best, 
Boost output mode produces 3.752 V (at 180.8 µA) and the 
Buck being 1.171 V (at 29.08 µA) Normal mode. Likewise, for 
the High mode, The Boost output produces 4.98 V (at 
241.125 µA) and 2.49 V (at 120.45 µA) for the Buck output. 
The output ripples are recorded between 20-60 mV. It is 
observed in Fig. 4(a) that some internal outputs of VBuck suffer 
high ripple at low load.   This is due to unequal Ron across 
charging-discharging path during the routing as discussed 
earlier and it can be fixed by introducing adaptive pulsing to 
adjust the frequency of switching. The converter average output 
power varies across the different load of 20-50 kΩ as shown in 
 
 
Fig. 4. Output Voltages of (a) Normal mode and (b) High mode simulated 
with 20-50 kΩ load resistors and 1pF filter capacitor. 
Fig. 5. It demonstrates the average power output range from 
1.5-0.6 mW and 0.7-0.3 mW, for High and Normal modes, 
respectively. Assuming input integrated battery degrades over 
time, line regulation with varying inputs of 2.5-2 V, simulated 
with a fixed load of 40 kΩ and the results shown in Fig. 6. 
Although the output voltages reduce from targeted values due 
to input changes, the linear line indicates that converter still 
maintains correct gain operation relative to a given input.		
 The recent state-of-the-art single-input multi-output (SIMO) 
SC designs summarised in Table II can only produce fixed gain 
ratios. For example, an integrated battery-powered system-on-
chip with the SC converter in [9], the conversion efficiency 
significantly dropped due to cascading 2:1 converter twice to 
get 2:1 and 4:1 outputs. In contrary, with the technique 
proposed in this paper, the conversion efficiencies for both 
outputs maintain fairly high. Furthermore, the SIMO SC 
converters are also presented in [10] where the output gain 
ratios are rather fixed. However, using the proposed a 4-phases 
topology gives an ability to reconfigure the converter into 
higher gain ratios for both boost and buck outputs, and 
improves the design flexibility of SIDO converters design. 	
V.      CONCLUSION 
  This paper demonstrates the novel topology of switched-
capacitor approach a 4-phases rotation scheme to yield 
simultaneous boost and buck conversion. This new topology 
ensures optimum use of integrated capacitors as there is no idle 
capacitor in every phase of operations. This improves the 
overall conversion efficiency in contrary to reconfigurable 
SISO converters which run at the optimum voltage at the output 
SIDO converter not only provide simultaneous outputs but also 
produce larger output voltage range which will be beneficial for 
multi-functional wearable applications with internally 
integrated electronic modules.  
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Fig. 5. Average Output power for varying loads tested with 20-50 kΩ. 
TABLE II.  Performance Summary and comparison with state-of-the-arts. 
Specification This work [6] [7] [8] 
Input (V) 2.5 3.7 1 1.2 
Output (V) 
3.74, 1.233 1.8, 0.8 0.66, 0.33,1 0.76, 0.32 
4.979, 2.48 - - - 
Iload (mA) 0.36, 0.18 0.4, - 1 - 0.4, 0.9 
Conversion 
Ratios 
×3/2,	×1/2 
or ×2, ×1 ×1/2, ×1/4 ×2/3, ×1/3, ×1 ×1/2, ×2/3 
Pout_max(mW) 1.5 1.3 1.3 1 
Ripple (mV) 20-60 60 9.6 19.5-40.6 
 Efficiency (%) 97-98 70 90 68 
CIntegrated (F) 1n ×4 2.24n ×≥2 3.7n× ≥4 5n×2 6n×2 
	
